Background Digital Calibration of Comparator Offsets in Pipeline ADCs by Ginés, A. J. et al.
Background Digital Calibration of Comparator 
Offsets in Pipeline ADCs 
A. J. Ginés, E. J. Peralías, A. Rueda 
 
Abstract— This paper presents a low-cost digital technique for 
background calibration of comparator offsets in Pipeline ADCs. 
Thanks to calibration, comparator offset errors above half the 
stage least-significant bit (LSB) margin in a unitary redundancy 
scheme are admissible, thus relaxing comparator design requi-
rements and allowing their optimization for low-power high-
speed applications and low input capacitance. The technique also 
makes it possible to relax design requirements of stage amplifiers 
within the Pipeline queue, since output swing and driving 
capability are significantly lower. In this brief, the proposal is 
validated using realistic hardware-behavioral models. 
Index Terms— Comparator Offset, Digital Blind Estimation, 
Background Calibration, Flash and Pipeline ADCs. 
I. INTRODUCTION 
The Flash subADC inside each Pipeline ADC stage 
provides a coarse estimation of the stage analog input and re-
solves part of the final resolution in the complete Pipeline 
queue. In a design with unitary redundancy [1], the maximum 
offset in subADC comparators is limited to half the stage LSB 
(least-significant bit). This accuracy requirement limits the 
resolution of Pipeline stages to 2-3 bits (and rarely, 4 bits) in 
most practical cases. The reasons for the reduced set of 
resolutions can be found [2] in: a) the existing trade-off 
between resolution and conversion-speed/power-consumption 
in comparators, b) the increment of stage op-amp driving 
requirements with accuracy due the subADC comparator 
capacitive load, and c) the direct relationship between 
comparator offset and stage op-amp output swing. 
The trade-offs between speed and accuracy are clearly 
analyzed in stand-alone dynamic latches comparators (SA-
DLC) with no preamplifier and no resistor ladder [3], since 
this topology provides the faster response and lower power 
consumption due to positive feedback at the expense of 
accuracy  (this topology is high sensitive to environmental 
conditions and mismatches [4], displaying offset above 
200mV). Actually, the huge variability of SA-DLCs limits 
their use to low-resolution stages, typically of 1.5 bits. 
Practical stage implementations with higher resolution consi-
der comparator topologies based on a front-end preamplifier 
[5], they rely on relatively complex correction techniques in 
the analog domain [6] and/or they add extra clock phases [7]. 
In these solutions, the power optimization of the complete 
Pipeline ADC needs to consider significant constrains between 
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accuracy, speed, and power consumption, affected also by the 
comparator selection. The stage amplifier requirements are 
highly dependent on comparator input capacitances and 
offsets. Actually, the smaller the comparator offset, the lower 
the output swing in stage amplifiers and the higher the 
comparator’s parasitic input capacitances. 
As an alternative to the traditional methods, we propose 
using calibration as an extra design variable for dealing with 
comparator offset in Pipeline ADCs, with the target of 
simplifying comparator design and relaxing the output swing 
and driving requirements of MDAC op-amps. The proposed 
method accurately estimates and corrects offsets with very fast 
convergence and low-cost digital resources. It can use existing 
ADC input as calibration stimulus, and it does not therefore 
affect to the input conversion (background mode). An 
additional and relevant advantage of the method is that it 
contributes to relax power consumption and input parasitic 
capacitances since smaller devices can be used. 
The paper is organized as follows. Section II introduces the 
Pipeline ADC topology and looks at the effects of the com-
parator offsets on converter non-linear errors. Section III 
presents the proposed calibration method. Section IV shows 
the simulation results. Finally, conclusions are drawn in 
Section V. 
 
II. COMPARATOR OFFSET EFFECTS IN PIPELINE ADCS 
Fig. 1 shows a simplified block diagram of an (L-1)-stage 
Pipeline ADC, with a last quantizer (LQ). Each stage, STGi 
with i  [ 1, L-1 ], comprises: a) a subADCi which performs a 
coarse quantization ki of its analog input xi with Ni-bit 
resolution; and b) an MDACi which generates the amplified 
residue xi+1 to be processed by the following stages. In this 
topology, the roll of Ci,j will become relevant for calibration 
purpose (see Sect. III). The digital representation X1H of the 
converter input x ≈ x1 is finally obtained, by the TAL (Time 
Alignment & Arithmetic Logic), as a simple binary weighted 
function of the synchronized codes {ki} with i = 1, …, L. 
The subADCi architecture is classically based on a Flash 
ADC made up of a bank of M comparators, a resistor ladder 
for the threshold voltage generation, called transition tj, and a 
thermometer-to-binary encoder which codifies the analog 
input signal, x  [-R,R ], into the N-bit output code, k [0,M ]. 
The relationship between x, the set of transitions {tj}, the 
output code k and the comparator offset are given by, 
 k = subADC(x)            x  [ tk, tk+1 ) (1) 
 offj = tj – tj*    ,    j  [ 1, M ] (2) 
where sub-index j specifies a particular comparator within the 
i-th subADC and tj* defines its ideal value. 
In a Pipeline ADC with unitary redundancy [1], the accura-
cy resolution of the i-th subADC is theoretically bounded by 
the stage resolution, that is |offj| < Q/2= R/2N, where N is the 
stage resolution and Q is the stage LSB. However, even when 
this condition is satisfied, the amount of offset has a non-ne-
gligible impact on the linearity of the amplified residue xi+1, 
since a large output swing (OS) in the MDAC is needed. 
Fig. 2 illustrates this effect in a 3-bit stage example with low 
and high comparator offsets. When the offset is high, the 
amplifier’s non-linear region could affect residue generation. 
These limitations are usually addressed by: a) incrementing 
the accuracy of the comparator at the expense of higher power 
consumption and extra input capacitance, and/or b) increasing 
the output swing capability of the MDAC amplifier (op-amp), 
which also has a negative impact on power consumption. As 
an alternative, this work proposes the use of calibration as a 
mean of overcoming this power overhead. This is done in the 
digital domain. 
III. PROPOSED BACKGROUND CALIBRATION TECHNIQUE 
The adaptive calibration technique we propose performs 
two different tasks. First, it obtains a measurement of the 
comparator offset based on [8], thanks to the equivalence bet-
ween (2) and the subADC Integral Non-Linearity (INL). This 
information is used in a second process to generate a set of 
calibration codes, the role of which is to act on the com-
parator’s transitions for effective offset cancellation.  Both 
processes are performed in the digital domain and we will see 
display fast robust convergence to the stationary situation. 
Fig. 3 shows the conceptual scheme of the proposed 
calibration techniques for the i-th subADC. The Comparator 
Offset Calibration Logic (COCL) comprises the Offset Adapti-
ve Estimation (OAE) block and the Calibration Code Genera-
tor (CCG) block.  Both logic units can work simultaneously. 
A. Offset Estimation 
The task of the OAE block is to obtain a digital estimation 
{OFFj} of the comparator offset {offj} in (2) through an adap-
tive algorithm which forces implication (1) to be fulfilled in 
the digital domain. That is,  
    if   k[n] = subADC( x[n] )     X[n]  [ Tk[n], Tk+1[n] ) (3) 
where n is an updating timing index, Tk[n]  is a digital code 
associated with the actual transition tk , and X[n] is a digital 
representation of the sampled analog input x[n], both with 
resolution Ncal (>N). In other words, if k[n] is the subADC 
output at time index n, the corresponding ADC input x[n] must 
be located within the interval [tk,tk+1), and therefore, its digital 
counterpart should fulfill X[n][Tk[n], Tk+1[n]). If this rela-
tionship is not satisfied, the OAE will change the transition 
estimations {Tk[n], Tk+1[n] } until it is verified. 
Taking into account these estimations, equation (2) can be 
evaluated in the digital domain as, 
 OFFj = Tj – Tj *    ,    j  [ 1, M ] (4) 
where Tk*  is a digital code associated with the ideal transition 
tk* of the subADC, and it is always known a priori. In a shifted 
binary code, it is given by Tk*= k  2(Ncal-N). 
Combining (3) and (4) in a single expression to manifest the 
dependence on the offset estimation OFFj, we finally arrive at 
the following updating criterion, where for the sake of 
simplicity the updating index n has been omitted, 
   if k = subADC(x)     X  [ Tk* +OFFk, Tk+1* + OFFk+1 ] (5) 
The technique continuously verifies whether (5) is satisfied. 
When it is not, the offset estimation OFFj is updated. A simple 
adaptive algorithm for this procedure is given by, 
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where  = 2-m (with m integer) is  the adaptive constant step in 
the example, ENABCCG is a control signal which enables (lo-
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Fig. 1  Simplified block diagram of an L-stage Pipeline ADC with details of stage topology and time alignment and arithmetic logic (TAL). 
Fig. 2 Contribution of redundancy-compatible comparator offsets to stage
non-linearity errors. 
Fig. 3  Block diagram of the comparator offset calibration technique. 
operation, and j is the updating pointer which determines the 
specific calibration code Cj that must be updated. If k reaches 
an extreme value, 0 or M, only one decision of (6) applies. 
B. Input Digital Representation 
With regard to the digital representation Xi[n] of the analog 
input xi[n] for the different subADCs, it should be pointed out 
that due to the iterative structure of the Pipeline ADC, this in-
formation is already available in the output code, 
XiH= ADCi(xi) of the back-end stages from STGi to LQ. These 
back-end stages form an analog-to-digital converter labeled 
ADCi in Fig. 1. To reduce the calibration logic requirements, 
as well as, to improve immunity against comparator thermal 
noise and ADCi second order effects (such as amplifier 
thermal noise, capacitor mismatch or amplifier finite gain), we 
consider a truncated version Xi of XiH,  
      / 2 ;    i iB NcalHi i i i iX X N Ncal B  (7) 
where Bi is the number of bits of the back-end ADCi, and 
Ncali is the resolution of Xi exceeding Ni. 
C. Calibration Code Generation 
The role of calibration codes {Ci,j} is to control comparator 
transitions in such a way as to compensate for their offsets. 
Let us again implicitly assume the stage index “i” for the sake 
of clarity. Signal Cj then represents the code performing the tj 
modification of the j-th comparator (Compj) within a specific 
subADCi. If a sign (r+1)-bit binary encoding signal is selected 
for the calibration code Cj, the transition location tj becomes, 
 max[0] ; / 2     rj j jt t C off  (8) 
where tj[0] is the uncalibrated transition, offmax is the wanted 
maximum correctable offset,  is the adaptation step and r 
defines the Cj resolution. 
The task of calibration block CCG is to determine the value 
of Cj. The generation of Cj is performed straightforward in the 
digital domain using the offset estimation OFFj derived in (6). 
Starting from an initial value of zero, Cj is modified to ensure 
that OFFj remains low enough. The adaptation criterion main-
tains the offset error OFFj within an interval of amplitude , 
 | | ; / (2 / 2 )           Ncalj calOFF Q R  (9) 
where • is the floor operator,  is the digital representation 
of the comparator step  in (8) and Qcal is the quantum asso-
ciated to the input estimation X[n], i.e. Qcal = 2R/2Ncal. 
The procedure is only enabled, ENABCCG = 1, when OFFj 
is updated, with the index pointer  j{k,k+1} provided by the 
OAE in Fig. 3, according to subADC output k . In this case, if 
OFFj > , the calibration code Cj is increased and the offset is 
consequently reduced in accordance with (8). If OFFj < -, Cj 
is decreased and the offset is therefore again reduced. This 
procedure can be implemented by the following algorithm, 
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where |Cj|  2r and r is the resolution. Obviously, amplitude , 
or equivalently , establishes a boundary on the offset com-
pensation performance. The smaller these values are, the grea-
ter the accuracy, but, according to (8), the higher the resolu-
tion r for a given maximum correctable offset offmax. In prac-
tical terms, r values in the order of 2-3 bits are enough to keep 
the residual post-calibrated offset well below half the LSB, at 
the same time reducing the calibrated comparator complexity. 
Fig. 4b shows a simplified block diagram of the digital im-
plementation of the calibration code generator (CCG) for the 
algorithm in (10). The CCG comprises a comparison block (C-
CB), a single 1-bit input incrementer/decrementer (C-ADD) 
and a register bank (C-RB) for storing the Cj values. When the 
ENABCCG signal takes the logical value 1, the C-CB receives 
the offset code OFFj according to the OAE updating pointer 
j[n]. Taking into account the relationship between OFFj[n] 
and , the C-CB block defines the C-ADD enable (EN) and 
sign (Sgn) for Cj[n-1] updating. The resulting code word Cj[n] 
is stored in the C-RB using the same j[n] as the read/writer 
pointer. Note that C-RB is a low resolution bank of registers 
with M  by (r+1) different memory locations. 
D. Comparator Offset Compensation 
 The procedure for compensating the comparator offset by 
modifying the effective transition location tj according to cali-
bration code Cj depends on the specific comparator’s 
topology. In the case of a CMOS SA-DL comparator, it can be 
practically introduced using two programmable banks which 
generate a differential imbalance in some of the SA-DL’s 
Fig. 4    a) Flow diagram of the CCG for comparator offset calibration in Flash ADCs; b) details of digital hardware resources using a single accumulator. 
internal nodes, as conceptually depicted in Fig. 5. Alternative 
actuations schemes, as one in [3], are also suitable.  
 
IV. SIMULATION RESULTS 
To verify the proposed calibration, extensive behavioral and 
electrical simulations have been carried out. In this section, 
and due to space limitations, we will focus on the behavioral 
simulation results.  As a case of study in MATLABTM, a 14-bit 
100Msps Pipeline ADC with 1V reference is presented to 
clearly show the calibration advantages independently on the 
comparator architecture and target technology. The architec-
ture was made up of two most significant stages of 3 bits 
followed by nine stages of 1.5 bits (including the LQ). In a 
first case of study, we focused exclusively on the comparator 
offset to isolate the impact of subADC errors inside each 
stage.  Non-linear errors in these blocks were modeled by in-
troducing random invariant offsets in comparators with a ma-
ximum dispersion of 230mV and zero mean value. Com-
parator uncertainly due to thermal noise and metastability was 
taken into account considering a time-variant random additive 
term with Gaussian distribution and 5mV standard deviation. 
The high offset values made it necessary to calibrate the first 
two stages, because they exceeded the half the LSB limit [1]: 
that is, offmax = 230mV > Q/2=125mV. 
Comparator errors in the subADCs of STG1 and STG2, were 
calibrated concurrently without interrupting analogue input 
conversion using the developed method. The comparators in 
STG1-2 used the same topology with a (3+1)-bit programmable 
bank, r = 3 in (8), and maximum correctable offset offmax of 
300mV. A 10% error term depending on the calibration code 
was also considered to model calibration bank mismatch. Two 
offset logics, COCL in Fig. 3, were used for subADC1 and 
subADC2. The two estimation blocks, OAE1 and OAE2, opera-
ted concurrently and were based on the implementation pre-
sented in [8], considering a fixed-point description. They used 
constant adaptive steps, 1 = 20 =1 and 2 = 20 = 1. The Ncal 
resolutions of X1 and X2 were 8 bits (discarding the less signifi-
cant 6 and 4 bits of X1H and X2H, respectively). This approach 
provided sufficient margin for noise immunity while at the 
same time reducing the code-word lengths of the registers and 
accumulators. As with the offset estimation logic, two calibra-
tion code blocks, CCG1 and CCG2, were considered. The 
hardware models of these blocks were implemented by an 
incrementer/decrementer-by-one and a bank of registers.  
Fig. 6a and Fig. 6b show the transient evolution of the adap-
tive calibration measurements for subADC1 and subADC2, 
respectively. A full-scale sinusoidal signal is considered as 
input stimulus. In each case the offset values associated with 
transitions t1,1 and t2,4 are depicted for the sake of conciseness 
(the right hand axes show their equivalent digital codes). The 
results include the actual location of offset in (8) (dotted 
curves off1,1 and off2,4) and the corresponding calibration code 
Cj. They also depict the initial uncalibrated offset offi,j[0] (lines 
with square markers) and the adaptive measurement (OFF1,1 
and OFF2,4), evaluated from (6). Notice that the proposed te-
chnique has a very fast response even when two stages are 
calibrated simultaneously. In fact, less than one thousand sam-
ples are required to achieve convergence. In this situation the 
huge initial comparator offsets are compensated according to 
(9) below a safety interval around the ideal zero location with 
amplitude i = 37.5mV (or i = 4 in its digital counterpart). 
The technique allows the correct operation of the subADCi 
even if the initial errors are located, as in this case, far from 
the half the LSB limit in a design with unitary redundancy. 
The ranges of digital correction ( Q/2) are represented in the 
figures limited by shadowed areas. Offset values inside the 
light areas satisfy the digital correction requirements [1], while 
offsets in the shaded regions, such as for off1,1[0] and off2,4[0] 
will violate this condition causing stage overranging. 
The overranging phenomenon and the effect of calibration 
are illustrated in Fig. 7a-b. These figures show subADC1 and 
STG1 input-output characteristics before and after calibration 
(dotted red curve and continuous blue curves, respectively). In 
btj
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Fig. 5   Comparator block diagram with systematic programmable imbalance
for offset compensation (conceptual implementation in a SA-DL). 
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Fig. 6  Transient evolution of adaptive calibration measurements for: a) subADC1, and b) subADC2 (sensing references t1,1 and t2,4, respectively). 
each case the response of the complete 14-bit Pipeline ADC is 
also shown in Fig. 7c. Note that prior to calibration the 
amplified residue x2 exceeds the converter reference R=1V, 
and some plateaus are produced in the final ADC output code 
X1H, limiting the effective number of bits (ENOB) to 4.4 bits. 
After offset compensation, this non-linear behavior completely 
disappears, almost achieving the 14.0-bit value expected in 
ideal MDACs. The maximum x2 excursions is maintained 
close to half the reference R. Although omitted in the figure, 
the same behavior is observed for subADC2 and MDAC2. 
 Offset calibration improves the performance not only of 
comparators in low voltage applications, but also of MDAC 
amplifiers since their output swing requirements are 
significantly relaxed. This additional advantage becomes evi-
dent even if overranging is not present in the design. To illus-
trate this, let us consider a second case of study with maxi-
mum comparator offsets of 100mV and non-linear gain errors 
in the operational amplifiers (op-amp). A realistic shape-
preserving model for op-amp gain was considered. Fig. 8a 
depicts a comparison of op-amp gain requirements in STG1 for 
13.9 effective bits without (design #1) and with (design #2) 
offset calibration. Note that the output swing can be reduced 
from approximately 2Vpp to 1.2Vpp (dashed and bold curves, 
respectively). Fig. 8b and Fig. 8c show the simulation results 
for the case of study based on design #2 with an output swing 
of 1.2Vpp. In both cases, the STG1 input-output characteristic 
and the ADC output spectrum are shown before and after 
offset calibration, respectively. As the maximum comparator 
offsets was 100mV, overranging is avoided, and hence, only 
the op-amp impact is shown. Thanks to the reduction of 
amplified residue excursion after calibration, non-linear gain 
errors are also compensated. The simulation results show an 
ENOB improvement of 4.3 bits. 
 
V. CONCLUSIONS 
This paper presents a robust adaptive digital technique for 
comparator offset calibration in Pipeline ADCs. The proposed 
measurement-actuation procedure uses low-cost logic resour-
ces: basically a comparison block, an accumulator, an incre-
menter/decrementer and a small size register for storing the 
offset and correction codes. No extra analogue hardware is 
required since the comparator offsets are evaluated using the 
ADC’s own back-end stages as a measurement instrument. 
Thanks to calibration, comparator offset errors above half 
the stage least-significant bit (LSB) margin in a unitary redun-
dancy scheme are admissible, thus relaxing comparator design 
requirements and allowing their optimization for low-power 
high-speed applications and low input capacitance. The tech-
nique also makes it possible to relax design requirements of 
stage amplifiers within the Pipeline queue, since output swing 
and driving capability are significantly lower (from 2Vpp to 
1.2Vpp in a 14-bit Pipeline ADC case of study). 
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